[1]
Raveendra H Patil and Cedmir Arangunic, “2D Material-Based Tunnel FETs for Energy-Efficient Logic Switching”, ECC SUBMIT, vol. 2, no. 4, pp. 118–127, Dec. 2024.